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(57) ABSTRACT
A switch comprising a plurality of inductors and a plurality
of shunt transistors is described. Each inductor can be
electrically coupled between adjacent shunt transistors to
form a distributed switch structure. At least two inductors in
the plurality of inductors can be inductively coupled with
each other. The plurality of inductors can correspond to
portions of a coupling inductor, wherein the coupling induc-
tor can have an irregular octagonal shape.
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COUPLING INDUCTOR BASED HYBRID
MILLIMETER-WAVE SWITCH
RELATED APPLICATION
This application claims benefit of U.S. Provisional Appli-
cation Ser. No. 62/161,822, by the same inventors, filed on
14 May 2015, the contents of which are herein incorporated
by reference in their entirety for all purposes.
This invention was made with United States Government
support under Grant No. 1507890 awarded by NASA/JPL.
The United States Government has certain rights in this
invention.
BACKGROUND
Technical Field
This disclosure relates to electronic circuits. More spe-
cifically, this disclosure relates to a coupling inductor based
hybrid millimeter (mm)-wave switch.
Related Art
For mm-wave applications, e.g., passive imaging, short-
range communication, and sensing, etc., switches are essen-
tial components for transmitting-receiving functions, signal-
routing, and modulation. For example, see (1) M. Uzunkol
and G. M. Rebeiz, "A Low-Loss 50-70 GHz SPDT Switch
in 90 mu CMOS," IEEE J. Solid-State Circuits, vol. 45, no.
10, pp. 2003-2007, October 2010 (hereinafter "Uzunkol"),
(2) S.-F. Chao, et al, "A 50 to 94-GHz CMOS SPDT Switch
Using Traveling-Wave Concept," IEEE Microw. Wirel.
Compon. Lett., vol. 17, no. 2, pp. 130-132, February 2007
(hereinafter "Chad'), and (3) J. He, et al, "Analysis and
Design of 60-GHz SPDT Switch in 130-mu CMOS," IEEE
Trans. Microw. Theory Tech., vol. 60, no. 10, pp. 3113-3119,
October 2012 (hereinafter "He").
Switches can have one or more input ports and one or
more output ports. For example, a single-pole single-throw
(SPST) switch has a single input port and a single output
port, and the switch can be in one of two states: open (the
input port is electrically disconnected from the output port)
or closed (the input port is electrically connected to the
output port). The important specifications of a switch
include, inter alia, insertion loss, return loss, isolation, and
power handling ability. Insertion loss refers to the loss (e.g.,
voltage drop, power loss, etc.) that is introduced by the
switch between the input port and the output port. Return
loss is a measure of the power of the reflected signal, i.e., the
power of the signal that is reflected back at the input port.
Note that return loss is a component of insertion loss; the
higher is the return loss of a switch, the higher is its insertion
loss. Isolation refers to the ability of the switch to prevent
power leakage from the input port to the output port when
the input port is electrically disconnected from the output
port. Power handling ability refers to the upper bound of the
range of input power values over which the output power of
the switch increases linearly with the input power. Power
handling ability can be represented by the so-called "input-
referred 1-dB compression point," which is defined as the
input power that causes a 1 dB drop in the output power with
respect to the linear gain due to device saturation. For
example, let us assume that, at an input power of x dB, the
output power of the switch is expected to be y dB based on
the linear gain of the switch. However, suppose the actual
output power of the switch is (y-1) dB instead of y dB.
Then, x dB is the "input-referred 1-dB compression point'
for the switch.
2
A series-shunt switch architecture is traditionally used for
switches that operate in the radio frequency (RE) bands. In
contrast, for mm-wave switches, conventional architectures
remove the series switch to reduce insertion loss (e.g., see
5 Uzunkol and Chao). However, isolation performance
degrades without the series switches. Therefore, what are
needed are switches that have low return loss, low insertion
loss, high isolation, and high power handling ability over a
wide range of mm-wave frequencies.
10
SUMMARY
Some embodiments described herein feature a coupling
inductor based hybrid millimeter (mm)-wave switch. Spe-
15 cifically, a switch circuit is described that, in some imple-
mentations, can achieve higher than 35 dB isolation over an
ultra-wide frequency range, e.g., from 54 GHz to 84 GHz,
a minimum 1.7 dB insertion loss, and less than —10 dB
return loss with a 0.012 mm2 chip area by using a 65 mu
20 CMOS manufacturing process. Note that these implemen-
tations achieve more than 10 dB enhancement of isolation
when compared to conventional approaches for similar
insertion losses.
In some embodiments, the switch can comprise a plurality
25 of inductors, and a plurality of shunt transistors. The plu-
rality of inductors can comprise a first inductor having a first
terminal and a second terminal, a second inductor having a
first terminal and a second terminal, wherein the second
terminal of the first inductor is electrically connected with
30 the first terminal of the second inductor. The first inductor
can be inductively coupled with the second inductor so that
a negative mutual inductance exists between the first induc-
tor and the second inductor.
The plurality of shunt transistors can comprise (1) a first
35 shunt transistor controlled by a control voltage, wherein the
first shunt transistor is electrically connected between the
first terminal of the first inductor and a first shunt terminal
having a shunt voltage (e.g., the shunt voltage can be
ground, but generally the shunt voltage can be any voltage
40 to which the input signal is shunted when the switch is in the
"open" state); (2) a second shunt transistor controlled by the
control voltage, wherein the second shunt transistor is elec-
trically connected between the second terminal of the first
inductor and a second shunt terminal having the shunt
45 voltage; and (3) a third shunt transistor controlled by the
control voltage, wherein the third shunt transistor is electri-
cally connected between the second terminal of the second
inductor and a third shunt terminal having the shunt voltage.
In some embodiments, the first inductor is a portion of a
50 coupling inductor that begins at a first terminal of the
coupling inductor and ends at a tap of the coupling inductor,
and wherein the second inductor is a portion of the coupling
inductor that begins at the tap of the coupling inductor and
ends at a second terminal of the coupling inductor. In some
55 embodiments, the coupling inductor can have an irregular
octagonal shape.
In some embodiments, the switch can further comprise:
(1) an input port to receive an input signal; (2) an output port
to output an output signal; (3) a first capacitor electrically
60 connected between the input port and the first terminal of the
first inductor; and (4) a second capacitor electrically con-
nected between the output port and the second terminal of
the second inductor.
In some embodiments, the switch can further comprise:
65 (1) a first resistor electrically connected between the first
terminal of the first inductor and a reverse polarity terminal
having a reversed polarity of the control voltage; and (2) a
US 9,621,152 B2
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second resistor electrically connected between the second
terminal of the second inductor and the reverse polarity
terminal having the reversed polarity of the control voltage.
In some embodiments, each shunt transistor has a triple-
well structure comprising a P-well bulk, a deep-Nwell, and
a P-substrate. In some embodiments, the P-well bulk is
biased to ground, and the deep-Nwell is biased to a supply
voltage.
A plurality of individual switches can be used to create a
switch that has multiple poles and/or multiple throws.
Embodiments of switches described in this disclosure can
generally be included in any device that handles mm-wave
signals. Examples of such devices include, but are not
limited to, passive imaging, short-range communication, and
sensing devices. Specifically, a device may comprise a first
circuit that generates an mm-wave signal, and a second
circuit that receives an mm-wave signal (e.g., for further
processing). The first circuit can be electrically connected to
an input port of the switch and the second circuit can be
electrically connected to an output port of the switch. The
control voltage can be used to control whether or not the
mm-wave signal generated by the first circuit is allowed to
propagate to the second circuit.
BRIEF DESCRIPTION OF THE FIGURES
FIG. 1 illustrates a distributed transmission line (TL)-
based architecture for a switch.
FIGS. 2A and 2B plot simulation results for insertion loss
and isolation, respectively, for the switch shown in FIG. 1
when the number of stages is varied, in accordance with
some embodiments described herein.
FIG. 3A illustrates a shunt transistor stage in a coupling
inductor based hybrid mm-wave switch in accordance with
some embodiments described herein.
FIG. 3B illustrates an equivalent circuit for the circuit
shown in FIG. 3A in accordance with some embodiments
described herein.
FIG. 3C illustrates an equivalent circuit for a coupling
inductor based hybrid mm-wave switch in accordance with
some embodiments described herein.
FIG. 4 illustrates a coupling inductor based hybrid mm-
wave switch in accordance with some embodiments
described herein.
FIG. 5A illustrates a cross-sectional view of a triple-well
metal-oxide-semiconductor field-effect-transistor (MOS-
FET) in accordance with some embodiments described
herein.
FIG. 5B illustrates an equivalent circuit corresponding to
the MOSFET shown in FIG. 5A in accordance with some
embodiments described herein.
FIG. 6A illustrates a regular octagon shaped inductor
design in accordance with some embodiments described
herein.
FIG. 6B illustrates an irregular octagon shaped inductor
design in accordance with some embodiments described
herein.
DETAILED DESCRIPTION
The following description is presented to enable any
person skilled in the art to make and use the invention, and
is provided in the context of a particular application and its
requirements. Various modifications to the disclosed
embodiments will be readily apparent to those skilled in the
art, and the general principles defined herein may be applied
to other embodiments and applications without departing
4
from the spirit and scope of the present invention. Thus, the
present invention is not limited to the embodiments shown,
but is to be accorded the widest scope consistent with the
principles and features disclosed herein.
5 First, an analysis of switch insertion loss and isolation is
presented, followed by an optimization of those parameters,
and an analysis of the tradeoffs. Next, a switch circuit is
presented for optimum performance that is verified by a
hybrid mm-wave circuit implementation in 65 mn CMOS
10 technology. Because the series transistor in the traditional
RE switch design is removed in mm-wave switches, the
design of a shunt-transistor based switch faces a direct
tradeoff between insertion loss and isolation. Specifically, a
15 shunt transistor can be modelled as a channel resistor Ro at
on-state and a paralleled combination of a resistor R and
capacitor C. at off-state. The on-state resistance Ro deter-
mines the isolation performance: a smaller Ro leads to a
higher isolation. A smaller Ro can be achieved by using a
20 larger device size. On the other hand, a larger device size
increases C., resulting in higher insertion loss and a nar-
rower bandwidth.
A few approaches have tried to improve switch perfor-
mance by overcoming the inherent tradeoff. For example, a
25 transmission-line (TL) stub can be added parallel with the
shunt switch to compensate Cop effectively broadening the
operating bandwidth (see e.g., Uzunkol). A 7i-type network
based mm-wave SPST switch can be used to improve the
isolation, e.g., see A. Tomkins, et al, "A Passive W-Band
30 Imaging Receiver in 65-nm Bulk CMOS," IEEE J. Solid-
State Circuits, vol. 45, no. 10, pp. 1981-1991, October 2010
(hereinafter "Tomkins"). To further improve isolation, more
stages may be added, which leads to a distributed structure.
35 For example, see Chao and also K.-Y. Lin, et al, "Millimeter-
wave MMIC passive HEMT switches using traveling-wave
concept," IEEE Trans. Microw. Theory Tech., pp. 1798-
1808, August 2004 (hereinafter "Lin").
FIG. 1 illustrates a distributed TL-based architecture for a
40 switch. Port "Pl" can be the input port and port "P2" can be
the output port. Transistors T, through T can be turned off
or turned on by control voltage "V,,." When transistors T,
through T are off, the switch is in the "pass-through" (or
"closed") state and allows a mm-wave signal to propagate
45 from the input port (e.g., port Pl) to the output port (e.g.,
port P2) through transmission lines TL, through TL,-,.
When transistors T, through T are on, the switch is in the
"shunted" (or "open") state and does not allow a mm-wave
signal to propagate from the input port (e.g., port Pl) to the
50 
output port (e.g., port P2) because mm-wave signal is
shunted to ground by transistors T, through T,,.
To the best of our knowledge, the behavior of the isolation
and insertion loss for the distributed design shown in FIG.
1 has not been analyzed. Using the approach in Lin and with
55 
the help of ABCD-parameters, the S21 and S12 values of the
two-port network shown in FIG. 1 can be computed as
follows:
2
60 S21 =S12 = 2+ onY
where Zo is the characteristic impedance of the system, n is
the number of stages, and Y represents the Y-parameter of
65 each shunt transistor. The isolation loss "ISO" and the
insertion loss "IL" of the switch shown in FIG. 1 can be
calculated as follows:
US 9,621,152 B2
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2 2 2Ro
ISO= S21- 1 = 2+Z, on on
2+
Ron
IL=IS2t-ffI 
=I2+ZnYff~
2
( 
12+ Z—n~
z 
+~n2 )2C f
ll Rff1111
The isolation equation shows that high isolation can be
achieved either by increasing n or by increasing the size of
the transistor to reduce R,,,. The approach to increase the
transistor size for better isolation can become a problem
when the transistor size becomes too large. The reason is that
the transistor includes not only an on-resistor R,,,, but also
a parasitic capacitance C f in the on-state. The parasitic
capacitance eventually degrades the isolation when the
device is too large. Therefore, increasing the number of
stages n is a more effective approach for achieving high
isolation. As shown in the isolation equation above, the
isolation varies substantially linearly with n. Therefore, it is
preferred to design a multi-stage distributed architecture
when high isolation performance is desired, while keep each
stage transistor at a relatively small size, which results in a
high Roff  value and a small C o  `However, the problem with
this approach is that the insertion loss from multiple TLs can
become an issue, which leads to a tradeoff between high
isolation and low insertion loss.
FIGS. 2A and 2B plot simulation results for insertion loss
and isolation, respectively, for the distributed switch shown
in FIG. 1 when the number of stages is varied, in accordance
with some embodiments described herein. For the simula-
tion, a standard transistor model and microstrip TLs were
used. The transistor size and TL length were optimized for
low insertion loss and high isolation. The pass-band was
centered at around 60 GHz. As expected, in FIG. 213, the
isolation continuously increases with the number of stages n.
As shown in FIG. 2A, the degradation of insertion loss
between a 2-stage and a 3-stage architecture is negligible. In
addition, due to the distributed architecture, the 3-stage
switch offers a larger bandwidth than its 2-stage counterpart
(e.g., as shown in FIG. 2A, there is a significantly larger
insertion loss at 90 GHz for the 2-stage design vs. the 3-stage
design). However, when n increases to 4, insertion loss
suffers from a remarkable degradation, although a higher
isolation can be realized. Therefore, in some embodiments
described herein, a 3-stage switch structure is adopted. Due
to the complex tradeoff between isolation and insertion loss,
the optimum number of stages is neither obvious nor pre-
dictable. Specifically, it is not obvious that a 3-stage switch
would outperform a 4-stage switch for the range of frequen-
cies shown in FIGS. 2A-213.
Coupling Inductor Based Hybrid Mm-Wave Switch
Circuits that use transmission lines are known as "dis-
tributed circuits," e.g., the distributed switch circuit shown
in FIG. 1. Distributed circuits require a large amount of area
at mm-wave frequencies. Some embodiments described
herein feature switch circuits that use lumped elements
(instead of transmission lines as shown in FIG. 1), thereby
substantially reducing the area required for the switch cir-
cuit. Specifically, some embodiments feature a hybrid switch
design which combines aspects of a distributed design and
6
a lumped design. Specifically, an embodiment can comprise
multiple transistors and lumped inductors in place of the
transmission lines.
FIG. 3A illustrates a shunt transistor stage in a coupling
5 inductor based hybrid mm-wave switch in accordance with
some embodiments described herein. Unlike a three-stage
conventional distributed switch, a coupling inductor "L" is
used in the embodiment shown in FIG. 3A, and the second
stage shunt transistor shown in FIG. 3A is connected to the
center-tap of the coupling inductor. Voltage "V,," can be10 
used to "turn on" or "turn off' the transistor. With this
configuration, inter-stage coupling is induced by the induc-
tor.
FIG. 3B illustrates an equivalent circuit for the circuit
shown in FIG. 3A in accordance with some embodiments
15 described herein. The coupling inductor "L" in FIG. 3A is
modelled by two inductors L2 with mutual inductance M.
The "-" sign before the mutual inductance M is due to the
negative coupling factor of single turn inductors. The imped-
ance Z is used to model the switch transistor.
20 FIG. 3C illustrates an equivalent circuit for a coupling
inductor based hybrid mm-wave switch in accordance with
some embodiments described herein. Port "Pl" can corre-
spond to an input port, port "P2" can correspond to an output
port, and each "Z" impedance can correspond to a shunt
25 transistor. In view of FIG. 3C, many implementations of a
coupling inductor based hybrid mm-wave switch will be
apparent to a person having ordinary skill in the art. Some
implementations of such switches are disclosed in the fol-
lowing paragraphs.
30 The following analysis is for the core coupling section
shown by a dashed region in FIG. 3C, which includes the
coupled inductor and the second-stage transistor. The ABCD
matrix for the core coupling section can be derived as
follows:
35
Z+ j(,)L2 
2jm(L2 - M) - `,)2(L2 - 
M)2
ABCDm = 
Z+ j&)M Z+ j&)M
I Z+ jmL2
40 Z+ j&)M Z+ j&)M
In this analysis, the parameters with an "M" subscript
refer to the results for embodiments that include a coupling
45 inductor (e.g., the switch shown in FIG. 3C). On the other
hand, the parameters without an "M" subscript refer to the
results of a conventional distributed switch (e.g., the switch
shown in FIG. 1). The S21_M can be derived as follows:
50
2(Z+ j&)M)
S21 M 
&)22ZkZ+ o - Z (Lz - M2)] + j&) 12L2 + z (L2 - M)l
55 where Zo refers to the characteristic impedance of the
system. As a comparison, a similar section in the conven-
tional distributed switch can also be similarly analyzed. The
ABCD matrix of a corresponding section in a convention
switch can be derived as follows:
60
Z+ jr)Li m2L
ABCD - 
i
Z 2j&)L' z
t Z+jwL,
65 Z Z
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and the S21 can be derived as follows:
2Z
S21 - 
,2
L1 2L1Z)2Z+ o - ~ +J~ 2L1 +
In the above analysis, the same switch transistor size can
be used for the conventional structure and also for the new
structure described in this disclosure for fair comparison. In
the pass-mode, shunt transistors are off, and Z=1/jwC -, The
R f is not included for simplicity and to help provide an
insight from the analysis. The last two items of the real part
of the denominator in the two S21 expressions shown above
are removed, since they are much less than the first item.
Therefore, the simplified expressions for the two S21 values
are as follows:
S21
(2-2CO2L1Cff)+j(,) '
ZO
2(1-.2MC f
S21 -M 
2(L2 - M)
(2-2C)2L2Crs)+j&) 
o
Similarly, the insertion loss expressions are:
IL = 201og
(2 
- 
2(J2L1 C rs)2 + (2o)L1 / 0)2
2(1 - CO2MC f
lLM = 201og
(2 - 2(J2L2C f )2 + [2(,(L2 - M) l 0]2
To make a fair comparison, these two circuits (i.e., the
conventional switch and the new switch disclosed herein)
are set to operate in the same frequency range, which is
achieved when
Lz M L1
Under these conditions, we get:
(1-w2MC 8)*(1-0)2L1C 8)>(1-w2L2C 8)
Meanwhile,
(0)L1/Zo 0_0)2MCg)<[0)(L2 *1Zo1
Note that
(0)
L1IZ
o)«(
1-0)
2L1C 8)
and
[w(Lz M)/ZJ<<(1-w2L2C,-)
Therefore, it can be derived that ILM<IL. In other words,
the embodiment shown in FIG. 3C improves the insertion
loss when compared to a similar circuit that is designed
using the conventional approach shown in FIG. 1.
When transistors are turned on, the switch operates in the
isolation-mode. The equivalent impedance of the switch
transistor is Ro,,. The expressions for isolation can be
derived as follows:
8
ISO z 201og 
2Ro
+ 4Li _2
5 2 
Ron + 
M2(,)2
ISOM ~ 
2010
g
+ 4L2 ~2
Comparing the above two isolation expressions, it can bel0 
seen that the mutual inductance M degrades the isolation. At
direct current (DC), all the inductors operate as short cir-
cuits, and the isolation should be same for both structures
(i.e., for the conventional structure shown in FIG. 1 and the
15 new structure shown in FIG. 3C). When the frequency
increases, the influence from L and M become obvious.
Since L2 is larger than Ll, ISOM is higher than ISO at low
frequency. While for higher frequency, effect from M cannot
be neglected, resulting in the degradation of the isolation.
This phenomenon was confirmed by simulating the conven-
20 tional circuit design and the new circuit design.
The conclusion from the above analysis can also be
intuitively understood from the equivalent circuit shown in
FIG. 3C. The mutual inductor M increases the impedance at
transistor's drain when it turns off. Thus, insertion loss25 improves in the pass-mode. In the isolation mode, at low
frequency, the mutual inductor M will not affect the drain
impedance significantly. However, since the embodiment
shown in FIG. 3C has a large inductor (i.e., L2>Ll), the
signal at input will see a larger impedance, which improves
so 
the isolation at low frequency. When frequency increases,
the influence from M becomes obvious. It increases the drain
impedance of second switch transistor and prevents signal
flowing into the ground. So isolation is degraded when
35 frequency increases.
The switch size of 60 µm/60 mn is selected considering
the trade-off between the insertion loss and isolation. First,
the Ro *C value is checked versus different transistor sizes
with the 60 µm transistor offering a smallest value. Second,
employing 60 µm/60 nm switch transistor, a conventional40 3-stage distributed switch design achieves 1.5 dB insertion
loss and 45 dB isolation at around 70 GHz in the simulation.
The result provides a good balance between the isolation and
insertion loss. For 60 µm/60 mn transistors, the equivalent
45 R 
of C ff, and Ro are set to be 300 62, 30 IF, and 562,
respectively.
Next, the coupling inductor based switch design is inves-
tigated by choosing optimum mutual conductance M and is
compared with the conventional design. The mutual induc-
50 tance M is swept, meanwhile the inductor L2 value is
changed to maintain the operating frequency range. The
insertion loss improves with the mutual inductance M.
Meanwhile, it is also observed that the response of insertion
loss is affected by M significantly. This phenomenon can be
explained by investigating the transfer function of the dis-55 
tributed switch. The switch transistor is equivalent to C ffin
the pass-mode. For the conventional switch design, it can be
considered as an N-order filtering structure, which presents
a low-pass characteristic. The transfer function in the pass-
60 
mode of a single stage is:
65
R8
F/(s) 
S2R ffC ffLi +SLI +R ff
This behaves similarly as a low-pass filter, with the
bandwidth determined by the L, and C_#` For the embodi-
US 9,621,152 B2
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ment shown in FIG. 3C, the transfer function of the network
including L2 and second-stage switch transistor is given by
s2RCff M+sM+RffLL(s) ff 
s2R ffC ffL2+sL2+R ff
Comparing the two transfer function expressions shown
above, one can see that two zeros have been added due to the
mutual inductance M. By properly choosing M value, the
location of the two zeros can be adjusted to achieve a wider
frequency response in the pass-mode. As for the isolation
performance, simulation results show that the embodiment
shown in FIG. 3C has a better isolation than a conventional
switch in the lower frequency band, but degrades noticeably
when the frequency goes beyond the operating range. This
is consistent with the above analysis.
FIG. 4 illustrates a coupling inductor based hybrid mm-
wave switch in accordance with some embodiments
described herein. In FIG. 4, resistors R1 through R6 can be
10 kQ, resistors R, and R$ can be 14 kQ, capacitances C1
and C2 can be 300 IF, inductance L1 can be 102 pH, and
transistors M, through M3 can have dimensions 4 µmx60
nmx15. Port "In" can be the input port, port "Out" can be the
output port, and voltage V,,,, can be the control voltage that
is used to toggle the switch operating mode. Capacitances C1
and C2 are DC-block capacitors. The resistance, capacitance,
inductance, and transistor parameters described above have
been selected for the switch to operate in the E-band. It will
be apparent to a person having ordinary skill in the art that
a different set of parameter values may be selected if the
switch is desired to be operated in a different frequency
band.
Some embodiments of a switch can comprise one or more
inductors (each inductor can be a lumped inductor) and a
plurality of shunt transistors. Specifically, a switch can
comprise a first inductor having a first terminal and a second
terminal, a second inductor having a first terminal and a
second terminal, wherein the second terminal of the first
inductor is electrically connected with the first terminal of
the second inductor, and wherein a negative mutual induc-
tance exists between the first inductor and the second
inductor. In some embodiments, the first inductor can be a
portion of a coupling inductor that begins at a first terminal
of the coupling inductor and ends at a tap of the coupling
inductor, and the second inductor can be a portion of the
coupling inductor that begins at the tap of the coupling
inductor and ends at a second terminal of the coupling
inductor.
The plurality of shunt transistors can comprise (1) a first
shunt transistor controlled by a control voltage, wherein the
first shunt transistor is electrically connected between the
first terminal of the first inductor and a first shunt terminal
having a shunt voltage (e.g., the shunt voltage can be
ground, but generally the shunt voltage can be any voltage
to which the input signal is shunted when the switch is in the
"open" state); (2) a second shunt transistor controlled by the
control voltage, wherein the second shunt transistor is elec-
trically connected between the second terminal of the first
inductor and a second shunt terminal having the shunt
voltage; and (3) a third shunt transistor controlled by the
control voltage, wherein the third shunt transistor is electri-
cally connected between the second terminal of the second
inductor and a third shunt terminal having the shunt voltage.
The embodiment shown in FIG. 4 comprises (1) a cou-
pling inductor L1 having a first terminal 402, a second
10
terminal 404, and a tap 406, (2) a first shunt transistor M,
controlled by a control voltage V,,,,,, wherein the first shunt
transistor M1 is electrically connected between the first
terminal 402 of the coupling inductor L, and a terminal
5 having a shunt voltage (e.g., in FIG. 4, the shunt voltage is
shown to be ground, but generally the shunt voltage can be
any voltage to which the input signal is to be shunted when
the switch is in the "open" state), (3) a second shunt
transistor Mz controlled by the control voltage V,,,,,, wherein
to the second shunt transistor Mz is electrically connected
between the tap 406 of the coupling inductor L, and a
terminal having the shunt voltage; and (4) a third shunt
transistor M3 controlled by the control voltage V,,,,,, wherein
15 the third shunt transistor M3 is electrically connected
between the second terminal 404 of the coupling inductor L,
and a terminal having the shunt voltage.
As explained above, a negative mutual inductance can
exist between (1) a first portion of the coupling inductor L,
20 that begins at the first terminal 402 of the coupling inductor
L, and ends at the tap 406 of the coupling inductor L1, and
(2) a second portion of the coupling inductor L1 that begins
at the tap 406 of the coupling inductor L1 and ends at the
second terminal 404 of the coupling inductor L1.
25 As shown in FIG. 4, the switch can further comprise: (1)
an input port "In" to receive an input signal; (2) an output
port "Out" to output an output signal; (3) a first capacitor C1
electrically connected between the input port "In" and the
first terminal 402 of the coupling inductor Ll; and (4) a
30 second capacitor C2 electrically connected between the
output port "Out" and the second terminal 404 of the
coupling inductor L1.
In some embodiments, the switch can further comprise:
(1) a first resistor R, electrically connected between the first
35 terminal 402 of the coupling inductor L1 and a reverse
polarity terminal 408 having a reversed polarity of the
control voltage V,,,; and (2) a second resistor R$ electrically
connected between the second terminal 404 of the coupling
inductor L1 and the reverse polarity terminal 408 having the
4o reversed polarity of the control voltage V,,,.
FIG. 5A illustrates a cross-sectional view of a triple-well
MOSFET in accordance with some embodiments described
herein. FIG. 5B illustrates an equivalent circuit correspond-
ing to the MOSFET shown in FIG. 5A in accordance with
45 some embodiments described herein.
The triple-well MOSFET shown in FIG. 5A can be
fabricated using triple-well CMOS technology, which offers
a better performance in terms of isolation and bulk voltage
control. Note that the substrate network has three embedded
5o reverse-biased diodes. In this design, two specific biases are
applied to the switch transistor as depicted in FIG. 5B. First
is the drain bias. The transistor's drain is biased to the
reversed polarity of the control voltage. This configuration is
different with the regular mm-wave switch design, which
55 usually leaves the drain unbiased. The other one provides the
body bias control. The P-well bulk is biased to ground and
the deep-Nwell (DNW) is biased to a supply voltage, both
through 10 kQ large resistors.
As shown in FIG. 513, the bias on the bulk and DNW
6o allow the diodes D1D_s, D2 and D3 to be reversely biased,
even if the transistor is operating in large-signal mode. This
increases the equivalent impedance of the whole substrate
network at the drain. The 10 kQ bias resistors help to isolate
the alternating current (AC) signals, which helps improve
65 the power handling capability of the switch. Moreover, a
reverse-biased diode behaves as a voltage-controlled capaci-
tor. The capacitance can be expressed as:
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Ci
Co
_
Vb
t —
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where Co is the capacitance with zero reverse bias, Vb is
the reversed bias voltage and 
~ 
is the contact potential of the
pn junction. Therefore, applied body bias also reduces para-
sitic capacitance of the substrate network.
Another special bias scheme is to bias the transistor's
drain to the reversed polarity of the control voltage, as
shown in FIG. 5B. When the transistor turns off, the drain is
biased at VDD. The equivalent output impedance of the
turn-off transistor is defined as:
a VDS
rd, _
_a IDS
In weak inversion region, the expression of the drain
current is
as
I l ex 
VcS — Vth 
1 — ex _ 
VDS
D = o p~ 
nVT ~~ p~ VT ~~
When VGS equals to zero, the expression of r,, is derived
VT VDS Vth
rd, _ T exp( V + nVo T t
The r,, increases dramatically with a large Vds. The
increase of r,, results in an improvement of equivalent
impedance R... Equivalent Co-g- and R o-g for different tran-
sistor size under different bias schemes were extracted. The
results showed that C f does not change much. However,
Roff  experienced a significant increase with the bulk floating
and drain bias. For instance, the equivalent R f of the 60 µm
transistor increases from 290Q to 960Q by applying bulk
floating, and then increases further to 1.5 kQ with the
reverse drain bias technique together. These improvements
ultimately lead to lower insertion loss. Approximate 0.5 dB
improvement was observed in the simulation by applying
this bias scheme.
The influence of the coupling effect on insertion loss and
isolation is now analyzed. The coupling coefficient is used
here for the optimization to give a normalized view point,
which is defined as:
M M
k= _
Lz
The inductors are modelled with a first order 71 model with
a series resistor and the parasitic parallel capacitors. The
design target is to achieve isolation higher than 35 dB with
acceptable insertion loss in the E-band. However, due to
parasitic capacitance, the increased inductance only benefits
the isolation in the low frequency band. The coupling effect
degrades the isolation in the high frequency range. Consid-
ering a compromise between isolation and insertion loss, the
preferred k was found to be around —0.26.
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It is important to appropriately design the coupling induc-
tor. In the E-band, it is not difficult to realize an inductor with
quality factor higher than 20. So, the concern during induc-
tor design is not the quality factor, but the inductance and the
5 coupling coefficient. FIG. 6A illustrates a regular octagon
shaped inductor in accordance with some embodiments
described herein. In some embodiments, in order to vary the
coupling coefficient and inductance, the coupled inductor
design does not use a regular octagon shape as shown in
io FIG. 6A. FIG. 6B illustrates an irregular octagon shaped
inductor design in accordance with some embodiments
described herein. Instead of using the regular octagon shape
shown in FIG. 6A, some embodiments described herein use
an inductor in which the lower part 602 has a different size
15 from the upper part 604, meanwhile the distance "d"
between the two terminals can be adjusted, as shown in FIG.
6B. These changes of inductor's shape both affect the
coupling coefficient and inductance value. The ultimate
inductor optimization is verified by electromagnetic simu-
20 lation. In one embodiment, the designed inductor results in
102 pH inductance with approximately a —0.28 coupling
coefficient.
One implementation of the switch was fabricated using a
standard bulk 65 nm CMOS technology with a 6-metal
25 back-end. The switch core circuit occupied only 100x120
µm2 area. The resulting switch had the following parameters
(which are better than other existing approaches): (1) oper-
ating bandwidth was 54-84 GHz, (2) minimum insertion loss
was 1.7 dB, (3) return loss was less than 10 dB, (4) isolation
30 was greater than 35 dB, (5) input-referred PI dB compres-
sion-point in the pass-mode was 10.5 dBm, (6) core area was
0.012 mm2, and (7) the switch was fabricated in a 65 mm
CMOS process.
The foregoing description has been presented to enable
35 any person skilled in the art to make and use the embodi-
ments. The described embodiments are not intended to be
exhaustive or to limit the present invention. Various modi-
fications to the disclosed embodiments will be readily appar-
ent to those skilled in the art, and the general principles
4o defined herein are applicable to other embodiments and
applications without departing from the spirit and scope of
the present disclosure. Thus, the present invention is to be
accorded the widest scope consistent with the principles and
features disclosed herein. The scope of the present invention
45 is defined by the appended claims.
What is claimed is:
1. A switch, comprising:
a plurality of inductors, comprising a first inductor having
50 a first terminal and a second terminal, a second inductor
having a first terminal and a second terminal, wherein
the second terminal of the first inductor is electrically
connected with the first terminal of the second inductor,
and wherein a negative mutual inductance exists
55 between the first inductor and the second inductor; and
a plurality of shunt transistors, comprising:
a first shunt transistor controlled by a control voltage,
wherein the first shunt transistor is electrically con-
nected between the first terminal of the first inductor
60 and a first shunt terminal having a shunt voltage;
a second shunt transistor controlled by the control
voltage, wherein the second shunt transistor is elec-
trically connected between the second terminal of the
first inductor and a second shunt terminal having the
65 shunt voltage; and
a third shunt transistor controlled by the control volt-
age, wherein the third shunt transistor is electrically
US 9,621,152 B2
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connected between the second terminal of the second
inductor and a third shunt terminal having the shunt
voltage.
2. The switch of claim 1, wherein the shunt voltage is
ground.
3. The switch of claim 1, wherein the first inductor is a
portion of a coupling inductor that begins at a first terminal
of the coupling inductor and ends at a tap of the coupling
inductor, and wherein the second inductor is a portion of the
coupling inductor that begins at the tap of the coupling
inductor and ends at a second terminal of the coupling
inductor.
4. The switch of claim 3, wherein the coupling inductor
has an irregular octagonal shape.
5. The switch of claim 1, further comprising:
an input port to receive an input signal;
an output port to output an output signal;
a first capacitor electrically connected between the input
port and the first terminal of the first inductor; and
a second capacitor electrically connected between the
output port and the second terminal of the second
inductor.
6. The switch of claim 1, further comprising:
a first resistor electrically connected between the first
terminal of the first inductor and a reverse polarity
terminal having a reversed polarity of the control
voltage; and
a second resistor electrically connected between the sec-
ond terminal of the second inductor and the reverse
polarity terminal having the reversed polarity of the
control voltage.
7. The switch of claim 1, wherein each shunt transistor has
a triple-well structure comprising a P-well bulk, a deep-
Nwell, and a P-substrate, wherein the P-well bulk is biased
to ground, and the deep-Nwell is biased to a supply voltage.
8. A device, comprising:
a first circuit to generate a millimeter (mm)-wave signal;
a second circuit to receive the mm-wave signal; and
a switch electrically connected between the first circuit
and the second circuit, the switch comprising:
a plurality of inductors, comprising a first inductor
having a first terminal and a second terminal, a
second inductor having a first terminal and a second
terminal, wherein the second terminal of the first
inductor is electrically connected with the first ter-
minal of the second inductor, and wherein a negative
mutual inductance exists between the first inductor
and the second inductor; and
a plurality of shunt transistors, comprising:
a first shunt transistor controlled by a control volt-
age, wherein the first shunt transistor is electri-
cally connected between the first terminal of the
first inductor and a first shunt terminal having a
shunt voltage;
a second shunt transistor controlled by the control
voltage, wherein the second shunt transistor is
electrically connected between the second termi-
nal of the first inductor and a second shunt termi-
nal having the shunt voltage; and
a third shunt transistor controlled by the control
voltage, wherein the third shunt transistor is elec-
trically connected between the second terminal of
the second inductor and a third shunt terminal
having the shunt voltage.
9. The device of claim 8, wherein the shunt voltage is
ground.
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10. The device of claim 8, wherein the first inductor is a
portion of a coupling inductor that begins at a first terminal
of the coupling inductor and ends at a tap of the coupling
inductor, and wherein the second inductor is a portion of the
5 coupling inductor that begins at the tap of the coupling
inductor and ends at a second terminal of the coupling
inductor.
11. The device of claim 10, wherein the coupling inductor
has an irregular octagonal shape.
10 12. The device of claim 8, wherein the switch further
comprises:
an input port to receive the mm-wave signal;
an output port to output the mm-wave signal;
a first capacitor electrically connected between the input
15 port and the first terminal of the first inductor; and
a second capacitor electrically connected between the
output port and the second terminal of the second
inductor.
13. The device of claim 8, wherein the switch further
20 comprises:
a first resistor electrically connected between the first
terminal of the first inductor and a reverse polarity
terminal having a reversed polarity of the control
voltage; and
25 a second resistor electrically connected between the sec-
ond terminal of the second inductor and the reverse
polarity terminal having the reversed polarity of the
control voltage.
14. The device of claim 8, wherein each shunt transistor
so has a triple-well structure comprising a P-well bulk, a
deep-Nwell, and a P-substrate, wherein the P-well bulk is
biased to ground, and the deep-Nwell is biased to a supply
voltage.
15. A circuit, comprising:
35 a plurality of switches, wherein each switch comprises:
a coupling inductor having a first terminal, a second
terminal, and a tap;
a first shunt transistor controlled by a control voltage,
wherein the first shunt transistor is electrically con-
40 nected between the first terminal of the coupling
inductor and a first shunt terminal having a shunt
voltage;
a second shunt transistor controlled by the control
voltage, wherein the second shunt transistor is elec-
45 trically connected between the tap of the coupling
inductor and a second shunt terminal having the
shunt voltage; and
a third shunt transistor controlled by the control volt-
age, wherein the third shunt transistor is electrically
50 connected between the second terminal of the cou-
pling inductor and a third shunt terminal having the
shunt voltage.
16. The circuit of claim 15, wherein the shunt voltage is
ground.
55 17. The circuit of claim 15, wherein a negative mutual
inductance exists between (1) a first portion of the coupling
inductor that begins at the first terminal of the coupling
inductor and ends at the tap of the coupling inductor, and (2)
a second portion of the coupling inductor that begins at the
60 tap of the coupling inductor and ends at the second terminal
of the coupling inductor.
18. The circuit of claim 15, wherein each switch further
comprises:
a first resistor electrically connected between the first
65 terminal of the coupling inductor and a reverse polarity
terminal having a reversed polarity of the control
voltage; and
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a second resistor electrically connected between the sec-
ond terminal of the coupling inductor and the reverse
polarity terminal having the reversed polarity of the
control voltage.
19. The circuit of claim 15, wherein each shunt transistor 5
has a triple-well structure comprising a P-well bulk, a
deep-Nwell, and a P-substrate, wherein the P-well bulk is
biased to ground, and the deep-Nwell is biased to a supply
voltage.
20. The circuit of claim 15, wherein the coupling inductor io
has an irregular octagonal shape.
